


[illegible]

Fig.3






Fig. 4a




Fig. 4b

THE **NEW** **YORK** **PUBLIC** **LIBRARY**

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPCODE			DEST PORT / DESTINATION DEV ID			SRC PORT			DATA LEN			E	EC ODE	COS	C
ADDRESS															
DATA															

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPCODE			DEST PORT / DESTINATION DEV ID			SRC PORT			DATA LEN			E	EC ODE	COS	C
ADDRESS															
DATA															




Fig. 9




Fig.10




Fig.11

LINE 0 →	FC LC BC/MC Cpy_cnt (5b) Cell_length (7b) CRC (2b) NC_header (16b) Src Count (6) IPX IP Time_Stamp (14b) O bits (2b) P NextCellLen (2b) CpuOpcode (4b) Cell_data (0-9B)
LINE 1 →	Cell_data (10-27) Bytes
LINE 2 →	Cell_data (28-45) Bytes
LINE 3 →	Cell_data (46-63) Bytes

Fig.12




Fig.14




Fig.15




Fig.17

FFP PROGRAMMING FLOW CHART




Fig.18





Fig.19






FIGURE 20

Subst Huxley

The diagram illustrates two scenarios for CP Bus bandwidth based on the relationship between the clock period and the maximum pipeline depth (4 clock cycles).

Max Bandwidth case on CP Bus: This scenario occurs when the clock period is greater than or equal to the maximum pipeline depth (4 clock cycles). In this case, the bus can handle one operation per clock cycle. The diagram shows a sequence of operations: Write, Read, Write, Read, alternating every clock cycle.

Min Bandwidth case on CP Bus: This scenario occurs when the clock period is less than the maximum pipeline depth (4 clock cycles). In this case, the bus can only handle one operation every 4 clock cycles. The diagram shows a sequence of operations: four consecutive Writes followed by three consecutive Reads, with a gap of one clock cycle between the last Write and the first Read.

~~Substituted~~

SFAP To SDRAM Scheduler Interface Timings




FIGURE 22

SDRAM Scheduler to SDU Data Transfer





FIGURE 24

FIGURE 25

SDRAM Controller Interface Timing

SDRAM Controller Command Input FIFO



SDRAM Controller Data Write FIFO





FIGURE 26

FIGURE 27

SDRAM Controller Data Read FIFO



Field	Left	Right	Bits
Src	310	306	5
CPUOpcode	305	302	4
BC/MC Bitmap	301	270	32
Cos	269	267	3
P	266	266	1
FC (S)	265	265	1
LC (E)	264	264	1
CRC	263	262	2
Len (0 = 64)	261	256	6
O	255	254	2
BC/MC	253	253	1
Copy Count (0 = 32)	252	248	5
Untagged Bitmap	247	216	32
IP	215	215	1
IPX	214	214	1
Time Stamp	213	200	14
Cell Data Bytes 24-0	199	0	200
Total			311

FIGURE 28

Field	Left	Right	Bits	First Only
Last Slot	313	313	1	X
Next Slot ID	312	297	16	X
Copy Count	296	292	5	X
GPUOpcode	291	288	4	
Cell Size	287	286	2	
P	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
O	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	

Figure 30

Field	Left	Right	Bits	First Only
Last Slot	313	313	1	X
Next Slot ID	312	297	16	X
Copy Count	296	292	5	X
GPUOpcode	291	288	4	
Cell Size	287	286	2	
P	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
O	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	

Figure 30

Field	Left	Right	Bits	First Only
Last Slot	313	313	1	X
Next Slot ID	312	297	16	X
Copy Count	296	292	5	X
GPUOpcode	291	288	4	
Cell Size	287	286	2	
P	285	285	1	
FC	284	284	1	
LC	283	283	1	
CRC	282	281	2	
Len	280	275	6	
O	274	273	2	
BC/MC	272	272	1	
IP	271	271	1	
IPX	270	270	1	
Time Stamp	269	256	14	

Figure 30



$$b_1 = 1, \quad b_2 = 0, \quad b_3 = 1$$


Figure 31

Figure 32






FIGURE 33





FIGURE 34







FIGURE 36



(1) (2) (3) (4)




Figure 38

The diagram shows a vertical stack of horizontal lines representing memory address locations. A diagonal line runs from the top-left to the bottom-right. A curved arrow on the left points from the top of the stack to a specific row. On the right, a horizontal arrow points to the same row, labeled "Address corresponding to a bed memory location". At the top right, another horizontal arrow points to the top of the stack, labeled "Pointer".

Figure 39